

74HC4040; 74HCT4040

12-stage binary ripple counter

Product data sheet

1. General description

The 74HC4040; 74HCT4040 are high-speed Si-gate CMOS devices and are pin compatible with the HEF4040B series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC4040; 74HCT4040 are 12-stage binary ripple counters with a clock input (\overline{CP}), an overriding asynchronous master reset input (MR) and twelve parallel outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of \overline{CP} .

A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of \overline{CP} .

Each counter stage is a static toggle flip-flop.

2. Features

- Multiple package options
- Complies with JEDEC standard no. 7A
- ESD protection:
 - ◆ HBM JESD22-A114-C exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Applications

- Frequency dividing circuits
- Time delay circuits
- Control counters

4. Quick reference data

Table 1: Quick reference data

$GND = 0 \text{ V}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$; $t_r = t_f = 6 \text{ ns}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Type 74HC4040						
t_{PHL}, t_{PLH}	propagation delay					
	\overline{CP} to Q0	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	-	14	-	ns
	Qn to Qn+1	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	-	8	-	ns

PHILIPS

Table 1: Quick reference data ...continued
 $GND = 0\text{ V}$; $T_{amb} = 25^\circ\text{C}$; $t_r = t_f = 6\text{ ns}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{max}	maximum operating frequency	$C_L = 15\text{ pF}$; $V_{CC} = 5\text{ V}$	-	90	-	MHz
C_i	input capacitance		-	3.5	-	pF
C_{PD}	power dissipation capacitance	$V_I = \text{GND to } V_{CC}$	-	20	-	pF

Type 74HCT4040

t_{PHL}, t_{PLH}	propagation delay					
	\overline{CP} to Q0	$C_L = 15\text{ pF}$; $V_{CC} = 5\text{ V}$	-	16	-	ns
	Qn to Qn+1	$C_L = 15\text{ pF}$; $V_{CC} = 5\text{ V}$	-	8	-	ns
f_{max}	maximum operating frequency	$C_L = 15\text{ pF}$; $V_{CC} = 5\text{ V}$	-	79	-	MHz
C_i	input capacitance		-	3.5	-	pF
C_{PD}	power dissipation capacitance	$V_I = \text{GND to } V_{CC} - 1.5\text{ V}$	-	20	-	pF

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;

$\sum(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs;

C_L = output load capacitance in pF;


V_{CC} = supply voltage in V.

5. Ordering information

Table 2: Ordering information

Type number	Package				Version
	Temperature range	Name	Description	Version	
74HC4040N	-40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil); long body	SOT38-1	
74HC4040D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1	
74HC4040DB	-40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1	
74HC4040PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1	
74HC4040BQ	-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85\text{ mm}$	SOT763-1	
74HCT4040N	-40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil); long body	SOT38-1	
74HCT4040D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1	

8.2 Timing diagram



9. Limiting values

Table 5: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input diode current	V _I < -0.5 V or V _I > V _{CC} + 0.5 V	-	±20	mA
I _{OK}	output diode current	V _I < -0.5 V or V _I > V _{CC} + 0.5 V	-	±20	mA
I _O	output source or sink current	-0.5 V < V _O < V _{CC} + 0.5 V	-	±25	mA
I _{CC}	quiescent supply current		-	±50	mA
I _{GND}	ground current		-	±50	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	power dissipation	T _{amb} = -40 °C to +125 °C	[1]		
	DIP16 package		-	750	mW
	SO16, SSOP16, TSSOP16 and DHVQFN16 packages		-	500	mW

[1] For DIP16 packages: above 70 °C, P_{tot} derates linearly with 12 mW/K.

For SO16, SSOP16, TSSOP16 and DHVQFN16 packages, above 70 °C, P_{tot} derates linearly with 8 mW/K.

10. Recommended operating conditions

Table 6: Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
type 74HC4040						
V _{CC}	supply voltage		2.0	5.0	6.0	V
V _I	input voltage		0	-	V _{CC}	V
V _O	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature	see Section 11 and 12 per device	-40	-	+125	°C
t _r , t _f	input rise and fall times	except for Schmitt-trigger inputs				
		V _{CC} = 2.0 V	-	-	1000	ns
		V _{CC} = 4.5 V	-	6.0	500	ns
		V _{CC} = 6.0 V	-	-	400	ns
type 74HCT4040						
V _{CC}	supply voltage		4.5	5.0	5.5	V
V _I	input voltage		0	-	V _{CC}	V
V _O	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature	see Section 11 and 12 per device	-40	-	+125	°C
t _r , t _f	input rise and fall times	except for Schmitt-trigger inputs				
		V _{CC} = 2.0 V	-	-	-	ns
		V _{CC} = 4.5 V	-	6.0	500	ns
		V _{CC} = 6.0 V	-	-	-	ns

11. Static characteristics

Table 7: Static characteristics for 74HC4040

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = 25 °C						
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	1.2	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	0.8	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}				
		I _O = -20 µA; V _{CC} = 2.0 V	1.9	2.0	-	V
		I _O = -20 µA; V _{CC} = 4.5 V	4.4	4.5	-	V
		I _O = -20 µA; V _{CC} = 6.0 V	5.9	6.0	-	V
		I _O = -4.0 mA; V _{CC} = 4.5 V	3.98	4.32	-	V
		I _O = -5.2 mA; V _{CC} = 6.0 V	5.48	5.81	-	V

Table 7: Static characteristics for 74HC4040 ...continued
Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A; V_{CC} = 2.0 \text{ V}$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 \text{ V}$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	0	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	V
I_{LI}	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	0.1	μA
		$V_I = V_{CC}$ or GND; $I_O = 0 \text{ A}; V_{CC} = 6.0 \text{ V}$	-	-	8.0	μA
C_I	input capacitance		-	3.5	-	pF
$T_{amb} = -40^\circ\text{C}$ to $+85^\circ\text{C}$						
V_{IH}	HIGH-level input voltage	$V_{CC} = 2.0 \text{ V}$	1.5	-	-	V
		$V_{CC} = 4.5 \text{ V}$	3.15	-	-	V
		$V_{CC} = 6.0 \text{ V}$	4.2	-	-	V
V_{IL}	LOW-level input voltage	$V_{CC} = 2.0 \text{ V}$	-	-	0.5	V
		$V_{CC} = 4.5 \text{ V}$	-	-	1.35	V
		$V_{CC} = 6.0 \text{ V}$	-	-	1.8	V
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = -20 \mu A; V_{CC} = 2.0 \text{ V}$	1.9	-	-	V
		$I_O = -20 \mu A; V_{CC} = 4.5 \text{ V}$	4.4	-	-	V
		$I_O = -20 \mu A; V_{CC} = 6.0 \text{ V}$	5.9	-	-	V
		$I_O = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.84	-	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A; V_{CC} = 2.0 \text{ V}$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 \text{ V}$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.33	V
I_{LI}	input leakage current	$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.33	V
		$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	1.0	μA
		$V_I = V_{CC}$ or GND; $I_O = 0 \text{ A}; V_{CC} = 6.0 \text{ V}$	-	-	80.0	μA
$T_{amb} = -40^\circ\text{C}$ to $+125^\circ\text{C}$						
V_{IH}	HIGH-level input voltage	$V_{CC} = 2.0 \text{ V}$	1.5	-	-	V
		$V_{CC} = 4.5 \text{ V}$	3.15	-	-	V
		$V_{CC} = 6.0 \text{ V}$	4.2	-	-	V
V_{IL}	LOW-level input voltage	$V_{CC} = 2.0 \text{ V}$	-	-	0.5	V
		$V_{CC} = 4.5 \text{ V}$	-	-	1.35	V
		$V_{CC} = 6.0 \text{ V}$	-	-	1.8	V

Table 7: Static characteristics for 74HC4040 ...continued
Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = -20 \mu A; V_{CC} = 2.0 \text{ V}$	1.9	-	-	V
		$I_O = -20 \mu A; V_{CC} = 4.5 \text{ V}$	4.4	-	-	V
		$I_O = -20 \mu A; V_{CC} = 6.0 \text{ V}$	5.9	-	-	V
		$I_O = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.7	-	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A; V_{CC} = 2.0 \text{ V}$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 \text{ V}$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.4	V
I_{LI}	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	1.0	μA
		$V_I = V_{CC}$ or GND; $I_O = 0 \text{ A}$; $V_{CC} = 6.0 \text{ V}$	-	-	160.0	μA

Table 8: Static characteristics for 74HCT4040

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{amb} = 25 \text{ }^{\circ}\text{C}$						
V_{IH}	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V}$ to 5.5 V	2.0	1.6	-	V
V_{IL}	LOW-level input voltage	$V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	1.2	0.8	V
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = -20 \mu A; V_{CC} = 4.5 \text{ V}$	4.4	4.5	-	V
		$I_O = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A; V_{CC} = 4.5 \text{ V}$	-	0	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	V
I_{LI}	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	0.1	μA
		$V_I = V_{CC}$ or GND; $I_O = 0 \text{ A}$; $V_{CC} = 5.5 \text{ V}$	-	-	8.0	μA
ΔI_{CC}	additional quiescent supply current	$V_I = V_{CC} - 2.1 \text{ V}$; $V_{CC} = 4.5 \text{ V}$ to 5.5 V ; $I_O = 0 \text{ A}$				
		\overline{CP}	-	85	306	μA
		MR	-	110	396	μA
C_I	input capacitance		-	3.5	-	pF
$T_{amb} = -40 \text{ }^{\circ}\text{C}$ to $+85 \text{ }^{\circ}\text{C}$						
V_{IH}	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V}$ to 5.5 V	2.0	-	-	V
V_{IL}	LOW-level input voltage	$V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	-	0.8	V

12. Dynamic characteristics

Table 9: Dynamic characteristics for type 74HC4040*GND = 0 V; $t_r = t_f = 6 \text{ ns}$. For test circuit see [Figure 9](#).*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{\text{amb}} = 25 \text{ }^{\circ}\text{C}$						
$t_{\text{PHL}}, t_{\text{PLH}}$	propagation delay $\overline{\text{CP}}$ to Q0	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 5.0 \text{ V}; C_L = 15 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	47	150	ns
	propagation delay Qn to Qn+1	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 5.0 \text{ V}; C_L = 15 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	17	30	ns
			-	14	-	ns
			-	14	26	ns
t_{PHL}	propagation delay MR to Qn	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	28	100	ns
			-	10	20	ns
			-	8	-	ns
			-	8	17	ns
$t_{\text{THL}}, t_{\text{TLH}}$	output transition time	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	61	185	ns
			-	22	37	ns
			-	18	31	ns
t_w	clock pulse width HIGH or LOW	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	19	75	ns
			-	7	15	ns
			-	6	13	ns
	master reset pulse width; HIGH	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	22	-	ns
			-	8	-	ns
			-	6	-	ns
t_{rec}	recovery time MR to $\overline{\text{CP}}$	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	50	8	-	ns
			10	3	-	ns
			9	2	-	ns
f_{max}	maximum operating frequency	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 5.0 \text{ V}; C_L = 15 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	6.0	27	-	MHz
			30	82	-	MHz
			-	90	-	MHz
			35	98	-	MHz
C_{PD}	power dissipation capacitance		-	20	-	pF

Table 9: Dynamic characteristics for type 74HC4040 ...continued
GND = 0 V; $t_r = t_f = 6$ ns. For test circuit see [Figure 9](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{amb} = -40$ °C to +85 °C						
t_{PHL}, t_{PLH}	propagation delay \overline{CP} to Q0	see Figure 8 $V_{CC} = 2.0$ V; $C_L = 50$ pF $V_{CC} = 4.5$ V; $C_L = 50$ pF $V_{CC} = 6.0$ V; $C_L = 50$ pF	- - -	- - -	190 38 33	ns ns ns
	propagation delay Qn to Qn+1	see Figure 8 $V_{CC} = 2.0$ V; $C_L = 50$ pF $V_{CC} = 4.5$ V; $C_L = 50$ pF $V_{CC} = 6.0$ V; $C_L = 50$ pF	- - -	- - -	125 25 21	ns ns ns
t_{PHL}	propagation delay MR to Qn	see Figure 8 $V_{CC} = 2.0$ V; $C_L = 50$ pF $V_{CC} = 4.5$ V; $C_L = 50$ pF $V_{CC} = 6.0$ V; $C_L = 50$ pF	- - -	- - -	230 46 39	ns ns ns
t_{THL}, t_{TLH}	output transition time	see Figure 8 $V_{CC} = 2.0$ V; $C_L = 50$ pF $V_{CC} = 4.5$ V; $C_L = 50$ pF $V_{CC} = 6.0$ V; $C_L = 50$ pF	- - -	- - -	95 19 16	ns ns ns
t_W	clock pulse width HIGH or LOW	see Figure 8 $V_{CC} = 2.0$ V; $C_L = 50$ pF $V_{CC} = 4.5$ V; $C_L = 50$ pF $V_{CC} = 6.0$ V; $C_L = 50$ pF	100 20 17	- - -	- - -	ns ns ns
	master reset pulse width; HIGH	see Figure 8 $V_{CC} = 2.0$ V; $C_L = 50$ pF $V_{CC} = 4.5$ V; $C_L = 50$ pF $V_{CC} = 6.0$ V; $C_L = 50$ pF	100 20 17	- - -	- - -	ns ns ns
t_{rec}	recovery time MR to \overline{CP}	see Figure 8 $V_{CC} = 2.0$ V; $C_L = 50$ pF $V_{CC} = 4.5$ V; $C_L = 50$ pF $V_{CC} = 6.0$ V; $C_L = 50$ pF	65 13 11	- - -	- - -	ns ns ns
f_{max}	maximum operating frequency	see Figure 8 $V_{CC} = 2.0$ V; $C_L = 50$ pF $V_{CC} = 4.5$ V; $C_L = 50$ pF $V_{CC} = 6.0$ V; $C_L = 50$ pF	4.8 24 28	- - -	- - -	MHz MHz MHz

Table 9: Dynamic characteristics for type 74HC4040 ...continued
GND = 0 V; $t_r = t_f = 6 \text{ ns}$. For test circuit see [Figure 9](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{\text{amb}} = -40 \text{ }^{\circ}\text{C} \text{ to } +125 \text{ }^{\circ}\text{C}$						
$t_{\text{PHL}}, t_{\text{PLH}}$	propagation delay $\overline{\text{CP}}$ to Q0	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	-	225	ns
	propagation delay Qn to Qn+1	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	-	45	ns
			-	-	38	ns
t_{PHL}	propagation delay MR to Qn	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	-	150	ns
			-	-	30	ns
			-	-	26	ns
$t_{\text{THL}}, t_{\text{TLH}}$	output transition time	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	-	280	ns
			-	-	56	ns
			-	-	48	ns
t_w	clock pulse width HIGH or LOW	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	120	-	-	ns
			24	-	-	ns
			20	-	-	ns
	master reset pulse width; HIGH	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	120	-	-	ns
			24	-	-	ns
			20	-	-	ns
t_{rec}	recovery time MR to $\overline{\text{CP}}$	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	75	-	-	ns
			15	-	-	ns
			13	-	-	ns
f_{max}	maximum operating frequency	see Figure 8 $V_{\text{CC}} = 2.0 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 4.5 \text{ V}; C_L = 50 \text{ pF}$ $V_{\text{CC}} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	4.0	-	-	MHz
			20	-	-	MHz
			24	-	-	MHz

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{\text{PD}} \times V_{\text{CC}}^2 \times f_i + \sum(C_L \times V_{\text{CC}}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;

$\sum(C_L \times V_{\text{CC}}^2 \times f_o)$ = sum of outputs;


C_L = output load capacitance in pF;

V_{CC} = supply voltage in V.

14. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil); long body

SOT38-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.7	0.51	3.7	1.40 1.14	0.53 0.38	0.32 0.23	21.8 21.4	6.48 6.20	2.54	7.62	3.9 3.4	8.25 7.80	9.5 8.3	0.254	2.2
inches	0.19	0.02	0.15	0.055 0.045	0.021 0.015	0.013 0.009	0.86 0.84	0.26 0.24	0.1	0.3	0.15 0.13	0.32 0.31	0.37 0.33	0.01	0.087

Note


1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	
	IEC	JEDEC	JEITA			
SOT38-1	050G09	MO-001	SC-503-16			

Fig 10. Package outline SOT38-1 (DIP16)

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1

**DIMENSIONS (inch dimensions are derived from the original mm dimensions)**

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	
	IEC	JEDEC	JEITA			
SOT109-1	076E07	MS-012				

Fig 11. Package outline SOT109-1 (SO16)